



01. Block Diagram
02. Option
03. CPU(1)_DDI_eDP
04. CPU(2)_Memory bus_DDR4
05. CPU(3)_+VCCCORE
06. CPU(4)_+VCCGT
07. CPU(5)_+VDDQ/IO/SA
08. CPU(6)_CPU GND
09. CPU(7)_CFG/RSVD
13. Type_C_TPS25810
14. Type C CONN
15. DDR4(0)_Termination
16. DDR4(1)_CH0
17. DDR4(2)_CH0
18. DDR4(3)_CH1
19. DDR4(4)_CA/DQ Voltage
20. PCH(1)_SPI/LPC
21. PCH(2)_ISH
22. PCH(3)_HDA/SDIO
23. PCH(4)_USB/PCIE/SATA
24. PCH(5)_CLK/RTC
25. PCH(6)_POWER MANAGEMENT
26. PCH(7)_POWER
28. PCH(9)_SPI_SMB
30. EC_IT8587/FX
31. KB_TP
32. RST_Reset Circuit
36. AUD_ALC255
37. AUD_HP/DMIC/SPK
44. Debug CONN
45. Panel_EDP_Touch
48. HDMI_4K2K
50. THERMAL / FAN
51. SATA SSD_HDD
52. USB3.0_Charge IC
53. PCIE_WLAN_BT
54. SATA Repeater
57. Discharge
58. Sensor Hub
59. G Sensor
60. DC_BAT_CONN
62. TPM NPCT650
63. BYPASS EC SEQUENCE
64. IO Board
65_LED Board/LED, Hall Sensor
66_IO Board/CB, USB2, Key
67_Sensor Board/G-SEN,DMIC
68. ME Hole
70. VGA-PCIE
71. VGA-FRAME BUFFER
72. VGA_RGB,XTAL
73. VGA_LVDS_HDMI
74. VGA_GPIO,STRAP
75. VGA_Power,GND
76. VGA_FBA_DDR3
80_POWER_VCORE for U22
81_POWER_SYSTEM
82_POWER_+1.0VSUS
83_POWER_DDR & VTT_UMA
84_POWER_1.8VSUS
86_POWER_+1.05VS_VG
87_POWER_+VGA_VCORE
88_POWER_CHARGER
89_POWER_+1.5VS_VGA
91_POWER_LOAD SWITCH
92_POWER_PROTECT
93_POWER_SIGNAL
94_POWER_FLOWCHART
96_System History
A01. Power On Sequence
A02. Power On Timing
B01. LED Board/LED, Hall Sensor
B02. IO Board/CB, USB2, Key
B03. Sensor Board/G-SEN,DMIC




P5HCJ Block Diagram




Option

N/A ---> Mount
/@ ---> Unmount
/RTL ---> 10DN Support Array Mic
/ADSP ---> 08DN Support Stereo Mic
/Debug ---> Debug only
/TPM ---> Support TPM function
/NON-IOAC ---> Not support IOAC
/IOAC ---> Support IOAC
/SSD ---> Support SATA SSD
/HDD ---> Support HDD
/UMA ---> Support UMA
/VGA ---> Support VGA
/VGA_VRAM --> VRAM selection
/GC6 ---> Support GC6 function
/NGC6 ---> Not support GC6 function
/SEQS_EC
/BYPAS_EC
/E_SENSOR_HUB
/USBSLP
/EMI







Symbol U0301 B			Symbol U0301 C		
	interleaved(Symbol default)	Non-interleaved		interleaved(Symbol default)	Non-interleaved
BYTE 0	ChannelA DQ[0..63] DQS/DQS#[0..7]	ChannelA DQ[0..15] DQS/DQS#[0,1]	BYTE 0	ChannelB DQ[0..63] DQS/DQS#[0..7]	ChannelA DQ[16..31] DQS/DQS#[2,3]
BYTE 1			BYTE 1		
BYTE 2		ChannelADQ[32..47] DQS/DQS#[4,5]	BYTE 2		ChannelADQ[48..63] DQS/DQS#[6,7]
BYTE 3			BYTE 3		
BYTE 4		ChannelB DQ[0..15] DQS/DQS#[0,1]	BYTE 4		ChannelB DQ[16..31] DQS/DQS#[2,3]
BYTE 5			BYTE 5		
BYTE 6		ChannelB DQ[32..47] DQS/DQS#[4,5]	BYTE 6		ChannelB DQ[48..63] DQS/DQS#[6,7]
BYTE 7			BYTE 7		




CPU(4)_+VCCGT





Load switch (LS)	LS ENABLE	Load/Rail name	I _{max} (A)
<= 65usec full load ready (Note 16)	SLP_S4#	VCC _{ST}	0.04
		VCC _{PLL} (VCC _{SFR})	0.12
<= 65usec full load ready	SLP_S3# AND SLP_S0#	VccIO	3.0
		VCC _{STG}	0.04

reference 543977_543977_SKL_PDDG_Rev0_91







Table 6-8. Reset and Miscellaneous Signals

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
CFG[19:0]	<p>Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired.</p> <p>Intel recommends placing test points on the board for CFG pins.</p> <ul style="list-style-type: none"> • CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted: <ul style="list-style-type: none"> — 1 = (Default) Normal Operation; — 0 = Stall. • CFG[1]: Reserved configuration lane. • CFG[2]: PCI Express* Static x16 Lane Numbering Reversal. <ul style="list-style-type: none"> — 1 = Normal operation — 0 = Lane numbers reversed. • CFG[3]: Reserved configuration lane. • CFG[4]: eDP enable: <ul style="list-style-type: none"> — 1 = Disabled. — 0 = Enabled. • CFG[6:5]: PCI Express* Bifurcation <ul style="list-style-type: none"> — 00 = 1 x8, 2 x4 PCI Express* — 01 = reserved — 10 = 2 x8 PCI Express* — 11 = 1 x16 PCI Express* • CFG[7]: PEG Training: <ul style="list-style-type: none"> — 1 = (default) PEG Train immediately following RESET# de assertion. — 0 = PEG Wait for BIOS for training. • CFG[19:8]: Reserved configuration lanes. 	I/O	GLT	SE	<p>All processor lines. CFG[2], CFG[6-5] and CFG[7] are relevant for H and S-processor line only and test point may be placed on the board for them.</p>




Type C CONN



+5V_USB_I

USB Type C Connector



A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12
GND	TX1+	TX1-	Vbus	CC1	D+	D-	SBU1	Vbus	RX2-	RX2+	GND
GND	RX1+	RX1-	Vbus	SBU2	D-	D+	CC2	Vbus	TX2-	TX2+	GND
B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1



EMI 2015/10/08




13 SLG_CC1




2015.11.27
R1.1
採購建議用料 22UF/6.3V 0603



DDR4(0)_Termination




Average placed close to +VDDQ_VTT power plane




+0.6VS 18,57,83
+1.2V 3,4,7,16,17,18,19,57,83






DDR4(2)_SODIMM

+1.2V 3,4,7,15,16,17,19,57,83
+0.6VS 15,57,83
+3VS 3,4,20,21,22,23,24,28,30,31,32,36,44,45,48,50,51,53,54,57,58,59,62,64,91,92
+2.5V 16,17,57,82




2016.02.02
R1.2
Change 10 UF from 0805 to 0603


Layout Note: Place these caps near SODIMM



Layout Note: Place these caps near SODIMM





EMI 2015/10/12



+1.2V		+1.2V	3,4,7,15,16,17,18,57,83
+V_DDR_VREFCA_CHB_DIMM		+V_DDR_VREFCA_CHB_DIMM	18
+V_DDR_VREFCA_CHA_DIMM		+V_DDR_VREFCA_CHA_DIMM	16,17


DDR4 Vref (Intel Schematic Review)






Microsoft* Windows* 7 System WHCK Requirement – OEM platforms are required to include a supported OS debug interface, accessible by an enduser. This allows developers to help in driver debug. The supported Windows 7 debug interfaces are EHCI, 1394 port and COM port.

With skylake EHCI Removal, Potential Gap with Windows* 7 Kernel Debug and OS Installation – Mitigation Required






To implement UART for WIN7 WHCK requirement if need
Please refer to Intel document #548689 - RVP5





External SensorHub
Touch Pad


PCH(2)_ISH



MB BD ID



Change To 2.2Kohm PU side
Default PU +3V For S3 Resume by TP side



GPIO_MOSI / GPP_B18 - Internal weak pull down 20k ohm
0 : Disable No Reboot mode(default)
1 : Enable NO Reboot Enable mode





Default is GPO, to reserve pull high to +3VSUS_ORG

	PCB ID1 (GPP_C14)	PCB ID0 (GPP_C13)
R10	0	0
R11	0	1

	MEM ID3 (GPP_C15)	MEM ID2 (GPP_B17)	MEM ID1 (GPP_B16)	MEM ID0 (GPP_B15)
SAMSUNG K4A8G16SWB-BCPB 2133MT 8Gb	0	0	0	0
	0	0	0	1
	0	0	1	0
	0	0	1	1
	0	1	0	0
	0	1	0	1
	0	1	1	0
	0	1	1	1

	MBBD_ID_PCH	location
UMA	0	R2147
DIS	1	R2136

PCH(3)_HDA_SDIO



PCH(4)_USB/PCIE/SATA

+3VSUS_ORG 20,21,22,25,26
+3VS 3,4,18,20,21,22,24,28,30,31,32,36,44,45,48,50,51,53,54,57,58,59,62,64,91,92

PCIE x 4 -dGPU

HDD

SATA_SSD

WLAN

PCIE_RCOMP PDG 0.9 need 100 ohm 0.1% / CRB 0.53 use 100 ohm +1%

Reserve TP for XDP

940432
01V010000015

Capture from 545659_545659_SKL_PCH_LP_EDS_Rev1_0_pub
Please refer the latest Doc.





Table 1-2. PCH-LP SKUs (Sheet 2 of 2)

Features	Base-U	Premium-U	Premium-Y
Total Intel® RST capable PCIe and SATA Express ⁴ Storage Devices	0	2	2

Notes:
1. USB 2.0 port numbers: 1-8
2. USB 2.0 port numbers: 1-10
3. USB 2.0 port numbers: 1-6
4. SATA Express Capable Ports (x2)

Table 1-3. PCH-LP HSIO Detail





SKU	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Base-U	USB 3.0/ OTG	USB 3.0/ OTG	USB 3.0	USB 3.0	PCIe	PCIe	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	N/A	N/A
Premium-U	USB 3.0/ OTG	USB 3.0/ OTG	USB 3.0	USB 3.0	PCIe/ USB 3.0	PCIe/ USB 3.0	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN
Premium-Y	USB 3.0/ OTG	USB 3.0/ OTG	USB 3.0	USB 3.0	PCIe/ USB 3.0	PCIe/ USB 3.0	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	N/A	N/A




PCH(5)_CLK

SRCCLKREQ# [5:0] (PDG v1.3 Page 835)


Any un-used, disabled, must be left as no connects at the PCH side on the platform.
Any used, enabled, should connect to a PCIe* connector pin or a device down ball with a 10K Ohm $\pm 10\%$ external pull-up resistor to core rail.



CLKOUT_PCIE_P/N [5:0] (PDG v1.3 Page 420)
Any differential clock pair not being used must be left as no connect




2015.11.12
R1.1
545659_545659_SKL_PCH_EDS P.182
The SRCCLKREQ# signals can be configured to map to any of the PCH PCI Express* Root Ports while using any of the CLKOUT_PCIE_P/N differential pairs.




2015.04.06 YenPin
Add CLOCK Buffer Schematic (CRB Page123)


R2426~R2428 Close To U2401





SUSCLK is on the DSW well and is available earlier in the boot sequence.




2015.11.23
R1.1
Vendor suggestion 7PF







Icc (A)	Details
0.064	All HSIO disabled.
0.154	Each PCIe Gen3 Lane
0.102	Each PCIe Gen2 Lane
0.132	Each USB3 Port
0.099	SSIC
0.044	GbE Port
0.132	Each SATA Gen3 Port

SATA Gen3 Port X 2
PCIe Gen3 Lane X 5
USB3 Port X 3
All HSIO disabled (basic consumption)
 $= 0.154 \times 5 + 0.132 \times 2 + 0.132 \times 3 = 1.43A$



+3VS		+3VS	3,4,18,20,21,22,23,24,30,31,32,36,44,45,48,50,51,53,54,57,58,59,62,64,91,92
+12VS		+12VS	31,48,57,91
+3VSUS		+3VSUS	4,21,24,25,26,30,31,51,53,62,63,81,92
+3VA_EC		+3VA_EC	30,32
+12VSUS		+12VSUS	81,91




PCH SMBus

PCH



SODIMM

EC

PCH





For EC Power





+3VA_EC	28,32
+3VS	3,4,18,20,21,22,23,24,28,31,32,36,44,45,48,50,51,53,54,57,58,59,62,64,91,92
+3VSUS	4,21,24,25,26,28,31,51,53,62,63,81,92
+3VA	21,24,31,36,53,57,60,64,81,86,93
+1.8VSUS	9,26,84
+VCCDSW	24,25,26



For PU / PD




150416 Multi Power detect OD source




Reserved for IT8587E/FX




141112 Remove Pull-D 10K to F_SDIO_EC (F Version problem has been solved)



2016.02.03
R1.2
Support Type C charger function control by EC
Function request by 2016 customer BIOS spec




Keyboard Backlight




2015.11.24
R1.1
Remove P1-VC0


+5VS_KB_BL trace >20mils




2016.02.02
R1.2
Change 10 UF from 0805 to 0603

2015.12.07
R1.1
EMI Unmount


Click Pad




For Acer PTP Design Guide
Lid_SW# Need To Close TP Function



Touch Pad Wake Up S3






Reserve for EMI




For Acer PTP Design Guide
Reserve EC TP Enable Schematic



RST_Reset Circuit








2015.04.08 YenPin
EMI 建議料號 07V180000029
HP_JD# 請同樣預留bypass電容




DEBUG CONN




+3VS +3VS 3,4,18,20,21,22,23,24,28,30,31,32,36,45,48,50,51,53,54,57,58,59,62,64,91,92

+3VS 3,4,18,20,21,22,23,24,28,30,31,32,36,44,48,50,51,53,54,57,58,59,62,64,91,92
+5VS 31,36,48,50,51,57,80,87,91
+AC_BAT_SYS 80,81,82,83,87,88,89





eDP





2016.02.02
R1.2
CON4502 pin4 : Report_SW



Touch




LCD_VCC







2015.04.14 YenPin
Delete eDP_HP Pull High Path
Processor DisplayPort* Disabling and Termination Guidelines Checklist
eDP_HP pull down to ground via 100K ohm resistor

EMI Solution


2015.12.07
R1.1
EMI Unmount









+3VS 3,4,18,20,21,22,23,24,28,30,31,32,36,44,45,48,51,53,54,57,58,59,62,64,91,92
+5VS 31,36,45,48,51,57,80,87,91

G709Thermal Sensor




PWM FAN





51 NGFF socket B -- SSD (Main)

2015.12.10
R1.1
Remove +5VS_HDD

2015.11.12
R1.1
Support PCIe_SSD
2016.01.21
R1.2
Remove PCIe_SSD



SATA SSD_HDD



+3VS 3,4,18,20,21,22,23,24,28,30,31,32,36,44,45,48,50,53,54,57,58,59,62,64,91,92

+5VS 31,36,45,48,50,57,80,87,91

+3VSUS 4,21,24,25,26,28,30,31,53,62,63,81,92

PCIe_M.2_Electromechanical_Spec_Rev_0.9-3_07312013_RS_Clean


Table 46. Socket 2 Module Configuration Table

Module Configuration Decodes				Module Type and Main Host Interface ¹	Port Configuration ²
CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 1)		
0	0	0	0	SSD - SATA	N/A
0	1	0	0	SSD - PCIe	N/A

36.3.2.3 PEDET Guidelines

PEDET is the interface detect used by PCH to determine the communication protocol that the M.2 card uses; PCIe™ signaling (high) or SATA signaling (low) in conjunction with a platform located pull-up resistor.

Figure 36-6. PEDET Circuitry Example




For Skylake platforms, need to implement the polarity inversion on the board using a NOT gate IC so that PCH will correctly interpret the interface detect signaling from the M.2 device.



8.1.2 Pin Assignment

The following table describes all pins on the Edge Card connection.


Table 8-1 Pin Assignment					
Pin #	Name	Description	Pin #	Name	Description
1	CONFIG_3	Defines module type(low)	2	+3.3V	3.3V Source
3	GND	GND	4	+3.3V	3.3V Source
5	Reserved	NC	6	Reserved	NC
7	Reserved	NC	8	Reserved	NC
9	Reserved	NC	10	DA5/DSS	Drive Activity Signal /
11	Reserved	NC	Notch		
Notch					
21	CONFIG_0	Defines module type(low)	20	Reserved	NC
23	Reserved	NC	22	Reserved	NC
25	Reserved	NC	24	Reserved	NC
26	Reserved	NC	26	Reserved	NC
27	GND	GND	28	Reserved	NC
29	Reserved	NC	30	Reserved	NC
31	Reserved	NC	32	Reserved	NC
33	GND	GND	34	Reserved	NC
35	Reserved	NC	36	Reserved	NC
37	Reserved	NC	38	DEVSLP	DEVSLP signal
39	GND	GND	40	Reserved	NC
41	B+	Host Receiver Differential Signal Pair	42	Reserved	NC
43	B-	Host Receiver Differential Signal Pair	44	Reserved	NC
45	GND	GND	46	Reserved	NC
47	A-	Host Transmitter Differential Signal Pair	48	Reserved	NC
49	A+	Host Transmitter Differential Signal Pair	50	Reserved	NC
51	GND	GND	52	Reserved	NC
53	Reserved	NC	54	Reserved	NC
55	Reserved	NC	56	MFG1	Manufacturing pin. Must be a no-connect on the host board.
57	GND	GND	58	MFG2	Manufacturing pin. Must be a no-connect on the host board.
Notch			Notch		
67	Reserved	NC	68	Reserved	NC
69	CONFIG_1	Defines module type(low)	70	+3.3V	3.3V Source
71	GND	GND	72	+3.3V	3.3V Source
73	GND	GND	74	+3.3V	3.3V Source
75	CONFIG_2	Defines module type(low)			

HDD






USB 3.0 ports x 1






PLACE ESD Diodes near USB Connector




USB 3.0 ports x 1 with Sleep & Charge Left_Down


Device	Pega No.	VX No.
TPS2544RTER	0629-00CU000	06V290000019 (Default)




PLACE ESD Diodes near USB Connector




System Global Power State	TPS2544 Charging Mode	CTL1	CTL2	CTL3	ILIM_SEL	Current Limit Setting
50	SDP (Standard Downstream)	1	1	0	1 or 0	ILIM_HI / ILIM_LO
50	SDP, no discharge to / from CDP	1	1	1	0	ILIM_LO
50	CDP, if a BC1.2 primary detection occurs	1	1	1	1	ILIM_HI
53/S4/S5	Auto mode, no mouse wake	0	0	1	0	ILIM_HI
53	Dedicated Charging Port Auto mode, keyboard/mouse wake up	0	1	1	X	ILIM_HI
53	SDP, keyboard/mouse wake-up	0	1	0	1 or 0	ILIM_HI / ILIM_LO






WLAN/BT with NGFF socket E







+3VS		+3VS	3,4,18,20,21,22,23,24,28,30,31,32,36,44,45,48,50,51,54,57,58,59,62,64,91,92
+3VSUS		+3VSUS	4,21,24,25,26,28,30,31,51,62,63,81,92
+3VA		+3VA	21,24,30,31,36,57,60,64,81,88,93




+3V_WLAN_WP1 bypass capacitor:
Place 0.1uF near pin 2,4
Place 10uF near +3V_WLAN_WP1 source side.



Place 0.1uF near pin 72,74.
Place 10uF near +3V_WLAN_WP1 source side.




SSD Redriver



Close to SSD Connector

HDD Redriver




Close to SATA Connector

EQ1	Resistor	EQ2	Resistor
0 dB	NC	0 dB	NC
7 dB	PD	7 dB	PD
14 dB	PU	14 dB	PU



DE1	Resistor	DE2	Resistor
0 dB	PD	0 dB	PD
-2 dB	PU	-2 dB	PU
-4 dB	NC	-4 dB	NC

DEW1	Resistor	DEW2	Resistor	EN	Resistor
Short	PD	Short	PD	Standby	PD
Long	PU	Long	PU	Normal	PU




DISCHARGE


Discharge Circuit



all MOS mount for GPU Optimus function



add for GC6 2.0 function



+3VA	21,24,30,31,36,53,60,64,81,88,93
+5VS	31,36,45,48,50,51,80,87,91
+3VS	3,4,18,20,21,22,23,24,28,30,31,32,36,44,45,48,50,51,53,54,58,59,62,64,91,92
+1.2V	3,4,7,15,16,17,18,19,83
+1.8VS	21,36,91
+12VS	28,31,48,91
+0.6VS	15,18,83
+12V	91
+3V	31,58,64,91
+1.0V	7,91
+VGA_VCORE	75,87
+3VS_VGA	74,75,86,87,91
+1.05VS_VGA	70,71,72,86
+1.5VS_VGA	71,75,76,89
+3VS_AON_VGA	70,72,74,75,91

```

: I2C to HOST
: PCH_I2C0_SCL_SH
: PCH_I2C0_SDA_SH

```

.....d debug

```
.....
DEVICE I2C
.....
```

Research

2016.02.02
R1.2
Change 10 UF from 0402 to 0603

HOST I2C
HOST I2C to SHB

Report To PCH

G-Sensor (I/O)


PEGATRON PROPRIETARY AND CONFIDENTIAL

BG1-NB4 **Engineer:** *sinsian Jheng*

Size	Project Name	
------	--------------	--


Custom	P5HCJ/Megatron	1
--------	-----------------------	---

Date: Friday, February 05, 2016 Sheet 58 of 96





N/A

DC Jack WTB CONN




+VCC_RTC	+VCC_RTC	24,25,26,36
+3VA_EC	+3VA_EC	28,30,32
+3VA	+3VA	21,24,30,31,36,53,57,64,81,88,93
+5VA	+5VA	64,81
+1.0VSUS	+1.0VSUS	26,82
+1.8VSUS	+1.8VSUS	9,26,84
+3VSUS	+3VSUS	4,21,24,25,26,28,30,31,51,53,62,63,81,92
+5VSUS	+5VSUS	13,52,64,81
+12VSUS	+12VSUS	28,81,91
+3V	+3V	31,57,58,64,91
+12V	+12V	57,91
+1.8VS	+1.8VS	21,36,57,91
+3VS	+3VS	3,4,18,20,21,22,23,24,28,30,31,32,36,44,45,48,50,51,53,54,57,58,59,62,64,91,92
+5VS	+5VS	31,36,45,48,50,51,57,80,87,91
+12VS	+12VS	28,31,48,57,91
+AC_BAT_SYS	+AC_BAT_SYS	45,80,81,82,83,87,88,89
+A/D_DOCK_IN	+A/D_DOCK_IN	88
+BAT_CON	+BAT_CON	88
+VCORE	+VCORE	5,80
+VCCGT	+VCCGT	6,80
+VCCSA	+VCCSA	7,80
+VCCIO	+VCCIO	3,7,9,91
+RTCBAT	+RTCBAT	24


Battery Connector



客戶提出的原因是因為若有1000ohm可能會造成分壓而導致BI pin無法拉到low, 故改為0ohm



2015.11.12
R1.1
Remove SW6002



62

TPM NPCT650

+3VSUS




+3VS

+3VSUS


+3VS

4,21,24,25,26,28,30,31,51,53,63,81,92


3,4,18,20,21,22,23,24,28,30,31,32,36,44,45,48,50,51,53,54,57,58,59,64,91,92




TPM VDD: Power the I/O buffers of the GPIO ports and the Host Interface
VSB: Standby 3.3V Power Supply. Powers the on-chip Core.



BYPASS EC SEQUENCE








For 開機測點, TOP/BOT各一



I/O Board Conn

MB Connector Pin Define


R15	
1	+5VSUS
2	+5VSUS
3	+5VSUS
4	+5VSUS
5	NC
6	USB_PN4_20_R
7	USB_PP4_20_R
8	GND
9	GND
10	GND
11	USBP01_EN
12	USB_OC2#_PCH
13	NC
14	+3VA
15	NC
16	PWR_SW#
17	VOL_UP#
18	VOL_DOWN#
19	NC
20	+3VS
21	+3VS
22	+3VS
23	USB_PN8_CR
24	USB_PP8_CR
25	GND
26	GND




USB2.0 CONN

PWR/VOL KEY

Card Reader



Sensor Board Conn




2016.02.02
R1.2
Change 0.1 UF from 0201 to 0402

Camera

DMIC


SENSOR




2016.02.03
R1.2
By 客戶BIOS/Erik回覆, 當Battery電量<= 3%時, 右住S4/S5下按下Power button需要flash charging LED並禁止system power on 請將Charge LED的power plan修改至+5VA power plan

MB Connector Pin Define

R15	
1	+5VSUS_CHG
2	NC
3	CHG_BLUE_LED#
4	CHG_ORG_LED#
5	NC
6	PWR_BLUE_LED#
7	PWR_ORG_LED#
8	NC
9	+5VSUS_PWR
10	NC
11	+3VA
12	NC
13	LID_SW#_BL
14	LID_SW#_GMR
15	GND
16	GND



LED Board Conn





MB Connector Pin Define

R15	
1	+3VS_CCD
2	USB_PN7_CCD_R
3	USB_PP7_CCD_R
4	GND
5	NC
6	+3VS_AUDIO
7	NC
8	DMIC_CLK_P4
9	DMIC_DAT_P4
10	GND
11	NC
12	+3VS_SENSOR
13	NC
14	ESH_I2C_CLK
15	ESH_I2C_DAT
16	GND
17	GSEN_INT_IO_R
18	GND
19	NC
20	NC


Charge LED

Power LED


LID SWITCH






POWER LED



Charger LED



LID Switch



Budget is around 400mA.

400mA

2016.01.21
Change VX FN

Volume Up

2015.11.17
R1.1
Change TACT Switch to 1209-023P000

The schematic diagram illustrates the PWR_SW_I circuit. A 3V power source is connected to a 10KOhm resistor (IR06) and a 33Ohm resistor (IR07). The 33Ohm resistor is connected to a switch (ISW01) and a diode (IU03). The switch is connected to a 1209-023P000 component (P_GND1, P_GND2, TACT_SWITCH_2P) and a 0.1uF/16V capacitor (IC14). The circuit is grounded to GND_IO.

USB 2.0

The schematic diagram illustrates the USB 2.0 power and data interface circuit. It includes a 5V USB_I/O input, a USB 2.0 connector (P/N: 1213-025S000), and a USB 2.0 cable. The power section features a 5V USB_I/O input, a 1A current limit, and a USB 2.0 connector. The data section features a USB 2.0 connector and a USB 2.0 cable. The circuit is labeled with component values and part numbers.

Power Section:

- 5V USB_I/O input
- IC16: 22UF/6.3V
- IC17: 22UF/6.3V
- IC18: 22UF/6.3V
- IC19: 22UF/6.3V
- IC20: 22UF/6.3V
- IC12: 0.1UF/16V
- IC11: 0.1UF/16V
- GND_IO

Data Section:

- USB2_PN4_I
- 0Ohm
- IRN02B
- IL02: 90Ohm/100Mhz
- IRN02A
- USB2_PN4_R_I
- USB2_PP4_R_I
- GND_IO

USB 2.0 Connector:

- ICON02
- VBUS
- D-
- D+
- GND
- P_GND3
- P_GND1
- P_GND2
- P_GND4
- USB_CON_1x4P
- 12V13GBSD046
- P/N:1213-025S000

2.5A Section:

- 5VSUS_I
- IC05: 1UF/6.3V
- IU02: APL3518ABI-TRG
- 06V290000064
- USB_EN_I
- EN
- VIN
- VOUT
- GND
- OCB
- 5V USB_I/O
- GND_IO
- USB_OC2#_EC_I

Diode Section:

- 5V USB_I/O
- USB2_PN4_R_I
- USB2_PP4_R_I
- IU06: AZ5725-01F
- 07V180000029
- IU07: AZ5725-01F
- 07V180000029
- IU08: AZ5725-01F
- 07V180000029
- GND_IO

EMI Solution:

- Close To Connector

R15	
26	+5VSUS
25	+5VSUS
24	+5VSUS
23	+5VSUS
22	NC
21	USB_PN4_20_R
19	USB_PP4_20_R
18	GND
17	GND
16	USBP01_EN
15	USB_OC2#_PCH
14	NC
13	+3VA
12	NC
11	PWR_SW#
10	VOI_UP#
9	VOI_DOWN#
8	NC
7	+3VS
6	+3VS
5	+3VS
4	USB_PN8_CR
3	USB_PP8_CR
2	GND

12V18GWSM126

FPC_CON 26P

+5VSUS_I

26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

USB2 PN4_I

USB2 PP4_I

USB_EN_I

USB_OC2#_EC_I

+3VA_I_O

PWR_SW#_I

GPI_VOLUP#_I

GPI_VOLDOWN#

+3VS_I_O

USB2 PN8_CR_I

USB2_PP8_CR_I

GND_I/O

GND2

GND1

P/N: 1218-02H4000

ICON03

ME

Screw Hole A PTH

IOH1

C236D98

GND_I/O

IOH2

C236D98

GND_I/O

IOH3

C236D98

GND_I/O

Tooling Hole B NPTH

IOH4



C94D94N

Tooling Hole C NPTH

IOH5


O114X94DO114X94N

G-Sensor






SU01.1 Pull Up	Slave Address(7-bits): 0x19 (W: 0x32, R: 0x33)
SU01.1 Pull Down	Slave Address(7-bits): 0x18 (W: 0x30, R: 0x31)


DMIC
G-SENSOR




DMIC



Screw Hole A PTH




Screw Hole K/M/N PTH




Tooling Hole H NPTH




Screw Hole B/C/D PTH



Tooling Hole O NPTH




Screw Hole E/L PTH




Screw Hole F PTH




GPU NUT




CPU NUT




WLAN NUT







Clip











VGA_FRAME BUFFER

+1.5VS_VGA → +1.5VS_VGA 57,75,76,89
+1.05VS_VGA → +1.05VS_VGA 57,70,72,86
+3VS_VGA → +3VS_VGA 57,74,75,86,87,91





LVDS



GPU_DEVICE_ID

N16V-GM	N16S-GTR
	0x134D

VRAM_CFG--ROM_SI





	256Mx16
SAMSUNG	0x4
HYNIX	0x5

N16S-GT-R Strap Resistance Mapping to Hex Values		
Resistor Values	Pull-up to VDD33	Pull-down to GND
4.99K	1000	0000
10.0K	1001	0001
15.0K	1010	0010
20.0K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111









N16S-GTR Multi-Level Mode Strapping				
Resistor Values	Bit3	Bit2	Bit1	Bit0
STRAP0	Keep foot print for pull-up to 3V3_AON and pull-down to GND. Stuff 49.9 kohm pull-up.			
STRAP1	Keep foot print for pull-up to 3V3_AON and pull-down to GND. Do not stuff.			
STRAP2				
STRAP3				
STRAP4				
ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE

B build GB2B-64(N16V-GM/N16S-GTR)	Hynix	Samsung
DEVICE ID	0x5	0x4
STRAP0	49.9K PU	49.9K PU
STRAP1	Reserved	Reserved
STRAP2	Reserved	Reserved
STRAP3	Reserved	Reserved
STRAP4	Reserved	Reserved
ROM_SCLK	4.99K PD	4.99K PD
ROM_SI	30K PD	24.9K PD
ROM_SO	4.99K PD	4.99K PD

GPIO Definition		
	NV SPEC Standard mode DG_07158_001_V05	P5HCJ
GPIO0	GC6_FB_EN	FB_CLAMP_MON
GPIO1	MEM_VDD_CTL	NC
GPIO2	LCD_BL_PWM	NC
GPIO3	LCD_VCC	NC
GPIO4	LCD_BLEN	NC
GPIO5	3V3_MAIN_EN	GPIO5_PWM_VID_BOOT_EN
GPIO6	GPU_EVENT#	FB_CLAMP_TGL_REQ#
GPIO7	3Dvision	NC
GPIO8	SYS_PEX_RST_MON#	VGA_OVERTEMP#
GPIO9	THERM_ALERT	VGA_THERM_ALERT#
GPIO10	MEM_VREF_CTL	NC
GPIO11	PWM_VID	VGA_VID
GPIO12	PWR_LEVEL	AC_BATT#
GPIO13	PSI	VGA_PSI#
GPIO14	HPD_A	
GPIO15	HPD_C	
GPIO16	FRAME_LOCK#	NC
GPIO17	HPD_D	
GPIO18	HPD_E	
GPIO19	HPD_F or HPD_B	
GPIO20	Reserved	NC
GPIO21	GPU_PEX_RST_HOLD#	NC
OVERT	OVERT	



+3VS_VGA		+3VS_VGA	57,74,86,87,91
+3VS_AON_VGA		+3VS_AON_VGA	57,70,72,74,91
+VGA_VCORE		+VGA_VCORE	57,87
+1.5VS_VGA		+1.5VS_VGA	57,71,76,89








Function / Feature Reserve	Component mount & un-mount	Verified or not	Note
N16V-GM without GC6 2.0	Mount: R7530 Un-mount: /N16S-GT_GC6	Basic function ok	Power BOM: Un-mount +3VS_VGA load switch schematic
N16S-GT with GC6 2.0	Mount: /N16S-GT_GC6 Un-mount: R7530	Not verify	Power BOM: Mount +3VS_VGA load switch schematic


PEGATRON Title : **VGA_Power**
PEGATRON PROPRIETARY AND CONFIDENTIAL
BG1-NB4
Engineer: **Ryan_Yen**



Size	Project Name	Rev
C	P5HCJ/Megatron	1.2


Date: Friday, February 05, 2016 Sheet 75 of 96




Vcore Power Supply








DDR & VTT POWER SUPPLY




VID	Reference Voltage (V)
High	0.675
Low	0.75

SKU	Load current (A)	Low-side MOSFET (pcs)	Output 22uF/6.3V MLCC (pcs)
UMA	0 ~ 5	1	4
DSC	0 ~ 8	2	5

[illegible]

+1.05VS_VGA POWER SUPPLY




<Variant Name>			
PEGATRON		Title : +1.05VS_VGA	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
		Engineer: Adams Lin	
Size Custom	Project Name P5HCJ		Rev 2.1
Date:	Tuesday, February 23, 2016	Sheet	86 of 99

VGA_CORE POWER SUPPLY

<i>VGA_PSI#</i>	<i>VO_action</i>
~ 0.8V	1 Phase DEM
1.2 ~ 1.8V	1 Phase FCCM
2.4V ~	2 Phase FCCM

	N16	N16S_GT
R8723	39K	20K
R8721	39K	20K
R8716	1.5K	2K
R8713	31.5K	18K
C8720	>1.8nF	2.7nF
Vstep	6.25mV	6.25mV
Vmin	0.65V	0.6V
Vmax	1.15V	1.2V
Vboot	0.875V	0.9V
openVR Config	A	B





<Variant Name>

PEGATRON		Title : +VGA_VCORE	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Engineer:		RemieL_You	
Size <i>Custom</i>	Project Name P5HCJ		Rev 2.1
Date:	Tuesday, February 23, 2016	Sheet	87 of 99

88

BATTERY CHARGER

Adapter 65W=3.42A
Adapter 45W=2.37A







<Variant Name>

SUSC#_PWR POWER

SUSB#_PWR POWER

DSC_VGA_PWR POWER



GC6 Cold boot/Optimus:
3V3_AON & 3V3_MAIN --> NVVDD --> PEX_VDD --> FBVDD/Q

GC6 2.0 Exit:
3V3_MAIN --> NVVDD --> PEX_VDD


Power up Sequencing

- 1.The ramp time for any rail must be more 40us and is recommended to be less than 2ms
- 2.The previous power rail must ramp up to 90% before the next power rail can start ramping up


Power down Sequencing

- 1.There is no specific power down sequence
- 2.Residual voltage from power down must not violate ther power up sequence when back to back GPU power down and power up event take place


+1.35VA_VGA DDR3 Single	
TDC	:2.05A
Dyn	:2.88A
EDC	:3.62A
+1.35VA_VGA DDR3 Dual	
TDC	:2.75A
Dyn	:4.14A
EDC	:4.22A




DSC_VGA_PWR POWER Control




SUSC#_PWR POWER Control



2015.10.13





2015.10.13



<Variant Name>


PEGATRON Title :POWER_LOAD SWITCH			
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Engineer: Remiel_You		Rev 1.2	
Size Custom	Project Name P5HCJ	Date: Tuesday, February 23, 2016	
Sheet 91		of 96	

POWER GOOD DETECTOR




+AC_BAT_SYS		+AC_BAT_SYS	45,80,81,82,83,87,88,89
+BAT_CON		+BAT_CON	60,88
+RTC_POWER		+RTC_POWER	81
+5VA		+5VA	64,81
+3VA		+3VA	21,24,30,31,36,53,57,60,64,81,88
+5VO		+5VO	81,83,88,91
+3VO		+3VO	81,82,84,86,89,91
+1.8VO		+1.8VO	84,91
+1.5VO_VGA		+1.5VO_VGA	89
+1.2VO		+1.2VO	83
+1.0VO		+1.0VO	82,91
+0.6VO		+0.6VO	83
+12VSUS		+12VSUS	28,81,91
+5VSUS		+5VSUS	13,52,64,81
+3VSUS		+3VSUS	4,21,24,25,26,28,30,31,51,53,62,81,92
+1.8VSUS		+1.8VSUS	9,26,84
+1.0VSUS		+1.0VSUS	26,82
+12V		+12V	57,91
+3V		+3V	25,31,57,58,64,91
+1.2V		+1.2V	4,7,16,17,18,19,57,83
+1.0V		+1.0V	7,57,91
+12VS		+12VS	28,31,48,57,91
+5VS		+5VS	31,36,45,48,50,51,57,80,87,91
+3VS		+3VS	3,4,18,20,21,22,23,24,28,30,31,32,36,44,45,48,50,51,53,57,58,59,62,64,91,92
+1.8VS		+1.8VS	21,36,57,91
+1.5VS_VGA		+1.5VS_VGA	57,71,75,76,89
+0.6VS		+0.6VS	15,18,57,83
+VCORE		+VCORE	5,80
+VCCGT		+VCCGT	6,80
+VCCIO		+VCCIO	3,7,9,91
+VCCSA		+VCCSA	7,80
+VCCPRIM_CORE		+VCCPRIM_CORE	26,82


FOR POWER TEST



測試用，打件時 JUMP 不要用錫短路

BATTERY IN DETECT





```

    modify notice

```

Version	Date	Description
---------	------	-------------

2015/0626

Change all Jumper back (from Rsense)

Remove 1.8VSUS snubber